# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



•





Fig. 1c



· ,			Decoded property values		:	•		e 52	<u>ə</u>					
		I-TLB property bits	ISA 194	200	Protected	Interpretatio	retation	nontain not to:	Collect profile trace-packets?	Probe for translated code	VO memory reference exceptions			
		00	Тар	Тар	no	Native code obs RISCy calling of		Native decoder	No	No	Fault if SEG.tio			
		01	Тар	x86	no	Native code obs		Native decoder	No	No	Fault if SEG.tio			
N W W		10	x86	x86	no	x86 code, unpro		x86 HW converter	If enabled	No	Trap if profiling			
50 SHEET TOO SHEET	200 SHEET	11	x86	x86 °	yės	x86 code, prote TAX! code may		x86 HW converter	If enabled	Based on I- TLB probe attributes	Trap if profiling			
Fig Za Significance of the I-TLB property bits										······································				
737 186 186														
	Transition (source => dest) ISA & CC property values					es	Handler Action .							
		212 ~ 00 => 00				No transiti	No transition exception							
	214	00 => 01				VECT_xxx	VECT_xxx_X86_CC exception - handler converts from native to x86 conventions							
IU ==	216-	니	0	0 => 1x		VECT_xxx	_xxx_X86_CC exception - handler converts from native to x86 conventions,							
· #=	0.10	_		1 -> 00		- Junear				r and profiling state				
	218			1 => 00	<u> </u>		VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions							
.2				1 => 01	<u> </u>		No transition exception  VECT_X86_ISA exception [conditional based on PCW.X86_ISA_ENABLE flag]							
	222	<u> </u>		1 => 1x				sets up expected	emulator and	d profiling state				
T	22.	<sup>1</sup> ~		x => 00	<del></del>					6 to native conventi				
ğ	226	VECT_TAP_ISA exception [conditional based PCW.TAP_ISA_ENABLE flag] - no convention conversion necessary												
w n	228		1x => 10 No transition exception - [profile complete possible, probe possible]											
- Springer	230	<u></u>	lx => 11 No transition exception - [profile complete possible, probe NOT possible]						*****					
7			######################################			Fig.2		CC transition ex			fr log II Land			
New Y		,			name		ď	escription ·		type				
	2422 V			VECT_call_X86_CC			push args, return	address, set up >	86 state	fault on target instru	uction			
	2442 VECT_jump_X86_CC			С	set up x86 state fault on target i			fault on target instru	uction					
	-	2462	VECT	_ret_no	_fp_X8	6_CC	return value to eax:edx, set up x86 state fault on target inst				uction			
;		2482	VECT	VECT_ret_fp_X86_CC			return value to x86 fp stack, set up x86 state fault on target instruction							
		250	VECT	_call_T	AP_CC		x86 stack args, re	turn address to	registers	fault on target instr	uction			
		252-	VECT	`_jump_	TAP_C	С	x86 stack args to	registers		fault on target instru	uction			
	ZS42 VECT_ret_no_fp_TA			P_CC	return value to R'	V0		fault on target instr	uction					

rig

CC transition


return type unknown, setup RV0 and RVDP

onea'c

35.53

VECT\_ret\_any\_TAP\_CC

fault on target instruction






Fig.3c




Fig. 3t




Fig. 3d




Fig. 3e

. . .





Fig. 3f



A 1.

Fig. 3g

```
X86-to-Tapestry transition exception handler
    // This handler is entered under the following conditions:
    // 1. An x86 caller invokes a native function
    // 2. An x86 function returns to a native caller
    // 3. x86 software returns to or resumes an interrupted native function following
        an external asynchronous interrupt, a processor exception, or a context switch
    dispatch on the two least-significant bits of the destination address
    case "00"
                      // calling a native subprogram
        // copy linkage and stack frame information and call parameters from the memory
        // stack to the analogous Tapestry registers
        LR \leftarrow [SP++]
                             // set up linkage register ~ 323
        AP \leftarrow SP
                             // address of first argument ~ 324
        SP \leftarrow SP - 8
                             // allocate return transfer argument area ~ 326
        SP \leftarrow SP \& (-32)
                             // round the stack pointer down to a 0 mode 32 boundary - 327
                             // inform callee that caller uses X86 calling conventions -328
        XD \leftarrow 0
    case "01"
                      // resuming an X86 thread suspended during execution of a native routine
        if the redundant copies of the save slot number in EAX and EDX do not match or if
ū
              the redundant copies of the timestamp in EBX:ECX and ESI:EDI do not match {
              // some form of bug or thread corruption has been detected
              goto TAPESTRY_CRASH_SYSTEM( thread-corruption-error-code ) ~ 372
        save the EBX:ECX timestamp in a 64-bit exception handler temporary register
                                                                                                           370
              (this will not be overwritten during restoration of the full native context)
        use save slot number in EAX to locate actual save slot storage
                                                                         ~ 374
restore full entire native context (includes new values for all x86 registers) -375
        if save slot's timestamp does not match the saved timestamp {
              // save slot as been reallocated; save slot exhaustion has been detected
goto TAPESTRY_CRASH_SYSTEM( save-slot-overwritten-error-code ) ~ 377
        free the save slot ~ 378
    case "10"
                     // returning from X86 callee to native caller, result already in registers
        RV0<63:32> \leftarrow edx<31:00>
                                                   // in case result is 64 bits ~ 333
        convert the FP top-of-stack value from 80 bit X86 form to 64-bit form in RVDP ~ 334
        SP \leftarrow ESI
                                                   // restore SP from time of call ~ 337
                      // returning from X86 callee to native caller, load large result from memory
    case "11"
        RV0..RV3 ← load 32 bytes from [ESI-32] // (guaranteed naturally aligned) ~330
        SP \leftarrow ESI
                                                   // restore SP from time of call -337
    EPC \leftarrow EPC \& -4
                             // reset the two low-order bits to zero ~ 336
    RFE ~ 338
```

Fig. 3h

Fig. 3i

350 A

```
typedef struct {
    save_slot_t *
                     newer;
                                    // pointer to next-most-recently-allocated save slot
    save_slot_t *
                     older;
                                    // pointer to next-older save slot
    unsigned int64
                                    // saved exception PC/IP
                     epc;
    unsigned int64
                                    // saved exception PCW (program control word)
                     pcw;
                     registers[63]; // save the 63 writeable general registers
    unsigned int64
                                    // other words of Tapestry context
    timestamp_t
                                    // timestamp to detect buffer overrun ~ 358
                      timestamp;
    int
                      save slot ID; // ID number of the save slot ~ 357
    boolean
                      save slot is full;
                                           // full / empty flag ~ 359
} save_slot_t;
save_slot_t *
                      save_slot_head;
                                           // pointer to the head of the queue
save_slot_t *
                      save slot tail;
                                            // pointer to the tail of the queue
```

#### system initialization

reserve several pages of unpaged memory for save slots

Fig. 3k

Fig. 31





Fig.3m







Fig. 30

420



### 7 entry trace packet

Entry	Event Code	Done Addr	Next Addr	
	64	bit time stamp		
1	ret	x86 context	phys X:f	~ 450
2	new page	phys Y:g	phys Y:h	~ 440, 49
3	jcc forward	phys Y:i	phys Y:k	~ 440
4	jnz backward	phys Y:1	phys X:a	~440
5	seq; env change	x86 context	phys X:b	~430
6	ip-rel near call	phys X:c	phys Z:d	~ 430
7	near ret	phys Z:e	phys X:f	440

Fig.4a

				44	3	418	6	9
	Source	Code 402	Event	Reuse event code	Profileable event	Initiate packet	Probeable event	Probe event bit - ITLB probe attribute or Emulator probe
	$\Gamma$	0.0000	Default (x86 transparent) event, reuse all converter values	yes		10		
	\ l	0.0001	Simple x86 instruction completion (reuse event code)	yes		no		
412	<b>5</b> 1	0.0010	Probe exception failed	yes		No	- r	euse event
1		0.0011	Probe exception failed, reload probe timer	yes		no		
1	Ĩ	0.0100	flush event	no	no	по	no	- -
- 1	RFE (Context at Point entry)	0.0101	Sequential; execution environment changed - force event	no	yes	no	по	-
1	ä	0.0110	Far RET	no	yes	yes	no	-
410	1	0.0111	IRET	no	yes	no	по	-
)	Ħ	0.1000	Far CALL	no	yes	yes	yes	Far call
_	į	0.1001	Far JMP	no	yes	yes	no	-
블 .a	18	0.1010	Special; emulator execution, supply extra instruction data <sup>a</sup>	no	yes	no	по	-
	E	0.1011	Abort profile collection	no	no	no	no	-
n l		0.1100	x86 synchronous/asynchronous interrupt w/probe (GRP 0)	no	yes	yes	yes	Emulator probe
TU		0.1101	x86 synchronous/asynchronous interrupt (GRP 0)	no	yes	yes	по	•
1		0.1110	x86 synchronous/asynchronous interrupt w/probe (GRP 1)	no	yes	yes	yes	Emulator probe
	\ <u>_</u>  _	0.1111	x86 synchronous/asynchronous interrupt (GRP 1)	no	yes	yes	no	• A
		1.0000	IP-relative JNZ forward (opcode: 75, 0F 85)	no	yes	yes	no	•
		1.0001	IP-relative JNZ backward (opcode: 75, 0F 85)	no	yes	yes	yes	Jnz
	İ	1.0010	IP-relative conditional jump forward - (Jcc, Jcxz, loop)	no	yes	yes	no	-
Ti \	1	1.0011	IP-relative conditional jump backward - (Jcc, Jcxz, loop)	no	yes	yes	yes	Cond jump
m l	15	1.0100	IP-relative, near JMP forward (opcode: E9, EB)	no	yes	yes	no	-
	Edge entry)	1.0101	IP-relative, near JMP backward (opcode: E9, EB)	no '	yes	yes	yes	Near jump
o /	ą	1.0110	RET/ RET imm16 (opcode C3, C2/w)	no	yes	yes	no	•
ا ما			IP-relative, near CALL (opcode: E8)	no	yes	yes	yes	Near call
404	Converter (Near	1.1000	REPE/REPNE CMPS/SCAS (opcode: A6, A7, AE, AF)	no	yes	no	no	· -
1	ter	1.1001	REP MOVS/STOS/LDOS (opcode: A4, A5, AA, AB, AC, AD)	no	yes	no	no	-
	) Yer	1.1010	Indirect near JMP (opcode: FF /4)	по	yes	yes	no	-
	រឺ	1.1011	Indirect near CALL (opcode: FF /2)	no	yes	yes	yes	Near call
		1.1100	load from I/O memory (TLB.asi != 0) { not used in T1 }	no	yes	по	no	-
i		1.1101	available for expansion	no	No	no	no	
l	<b>'</b>	1.1110	Default converter event; sequential 406	no	no	no	no	-
(		1.1111	New page (instruction ends on last byte of a page frame or straddles across a page frame boundary)	no	yes	no	no	-

a. Used by emulator for new x86 opcodes. Extra information supplied in Taxi\_Control.special\_opcode bits.

						7
ر	不「		60	8	00	
ł		>1	ოო	4-	0-	
			ω4	se	00	0.1
- 1	tate	뚜	ကဟ	片门	ာက	8
	x86 FP Stack state	Pseudo-FTW	၉	Next: First Byte Offset 🕰	04	433
ly)	tac	ᆰ	73	Š	O19 ·	. <b>₽</b>
435	S	Q-S-	m m		00	· <b>P</b>
3	E		ოთ	<u>.</u> ≌H		•
. ].	×86				014	
·	1	fcw.ST	40	Χ̈-	0 80	-
		≱-	4-	2	00	2
_ (		<b>3</b>	40		1	ent
		zqш	40			ket
W		900 -	44	8	-2	-pac
TY Ty		o d	40	4,	<b>-</b> ω	ace
f,	<del>.</del>	clai	40	#	-4	e tr
ļ.	434	l'sbe	41	Ĕ	4-6	Ŋo.
======================================	4	ntro	4 00	<u> </u>	<b>4-0</b>	ıt pı
li Li	~	ပ္ပြ	40	6	-1	oin
Ni M		Tax	ဝ	စြွ	<b>~∞</b>	7
Ū(ŀ	不	E Taxi_Control.special_opcode	დ <i>←</i>	الق	<b>~</b> o	Context_At_Point profile trace-packet entry
<b>₽</b>	.   S	real	50	₽-	70	nte
	- sepo	<b>38</b> v	အဇ	Byte Page Frame # 43B	77	$\mathcal{S}$
- <b>)</b> ,	Ė	zed	<b>υ</b> 4	lst	.00	-1
		żud	ညက		200	4
1	未	0800	က္မ	انا	44	رق
Ž.	S	re05	10~	<del>X</del> -	240	11
4	sizes	0sto	4	<b> </b>	710	
)	J.	fato	1	-	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
6	X	1313	ł	31		
			00	<b>P</b> -	7000	
	≃ ]	0-	° -	Event cod	7700	
	431	0_	90	ш°-	m°	
	Ĺ	0	စက		<b>ω</b> -	
-			U			


Done: Done: Last Byte Page Frame # 4世 <u>‡</u>


First Byte Offset 继 ოო **ധ** 4 ကဟ ကမ 97 ကထ ကတ 40 4-40 4 W 4 W 40 4 w 40 90 **5** 50 ကက ດນ တည 42 ഗയ ကတ 80 90


Offset 00 0 က Byte 04 00 First 00 0 Next: 0 & 8 Frame # Byte Page First Next: 97 42 Converter AL event NO ၈၀

Fig. 4c) Near\_Edge profile trace-packet entry

15










Fig. 5b

Fig. 6a

<u>CP2 (18, 15, 28</u>



#### RFE or previous convert r cycle




Fig. 6b

As each event occurs during execution of an X86 program in converter 136 or emulator 316, materialize an event code in event code latch 486, 487 PLA 650 processes the event code to produce at most one of five classifications **650**: of the event, "jnz" 660, "conditional jump" 661, "near jump" 662, "near call" 663, "far call" 664, or "emulator probe" 665 670: The bit 660-665 is ANDed with the probe page properties 624 from TLB 116 and Taxi State.Probe Mask 620 672: OR together the products of the ANDs. The sum of the OR represents the predicate "the event code 592 is an event on a page whose probeable event bit is currently enabled in Taxi State. Probe Mask 620 and the TLB copy of the PFAT page properties." 0 AND the sum of the OR together with several machine context predicates to see 674: if this is a probeable event 41 **690**: Consult the bit vector to verify that the probeable event is in an address range with a corresponding translated code segment N A 7 **682**: Execute a TAXi instruction to materialize a Context At Point entry describing the current machine state, to supply arguments to the probe exception handler W Deliver a probe exception to transfer control to the software exception handler Probe PIPM 602 for an entry 640 corresponding to the address of the target of the event was a PIPM entry found? mismatch Evaluate/verify the preconditions from integer portion 686 of PIPM 602 entry 640 match Evaluate/verify the preconditions from floating-point portion 688 of PIPM 602 entry 640, and if mismatching, unload floating-point context and reload it to conform to PIPM Transfer control to the TAXi translated native code Fail: resume execution of X86 binary in converter 136

4

Fig. 6c